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We describe an implementation of Shor’s quantum algorithm to factor n-bit integers
using only 2n+2 qubits. In contrast to previous space-optimized implementations, ours
features a purely Toffoli based modular multiplication circuit. The circuit depth and
the overall gate count are in O(n3) and O(n3 logn), respectively. We thus achieve the
same space and time costs as Takahashi et al. [1], while using a purely classical modular
multiplication circuit. As a consequence, our approach evades most of the cost overheads
originating from rotation synthesis and enables testing and localization of some faults
in both, the logical level circuit and an actual quantum hardware implementation. Our
new (in-place) constant-adder, which is used to construct the modular multiplication
circuit, uses only dirty ancilla qubits and features a circuit size and depth in O(n logn)
and O(n), respectively.
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2 FACTORING USING 2n+ 2 QUBITS WITH TOFFOLI BASED MODULAR MULTIPLICATION
Cuccaro [5] Takahashi [11] Draper [4] Our adder
Size Θ(n) Θ(n) Θ(n2) Θ(n log n)
Depth Θ(n) Θ(n) Θ(n) Θ(n)
Ancillas n+1 (clean) n (clean) 0 1 dirty
Table 1. Costs associated with various implementations of addition |a〉 7→ |a+ c〉 of a value a by a
classical constant c. Our adder uses 1 dirty ancilla to achieve a depth in Θ(n). More dirty qubits
(up to n) allow to reduce the depth by constant factors.
1 Introduction
Quantum computers offer an exponential speedup over their classical counterparts for solving
certain problems, the most famous of which is Shor’s algorithm [2] for factoring a large
number N — an algorithm that enables the breaking of many popular encryption schemes
including RSA. At the core of Shor’s algorithm lies a modular exponentiation of a constant
a by a superposition of values x stored in a register of 2n quantum bits (qubits), where
n = dlog2Ne. Denoting the x-register by |x〉 and adding a result register initialized to |0〉,
this can be written as
|x〉 |0〉 7→ |x〉 |ax modN〉 .
This mapping can be implemented using 2n conditional modular multiplications, each of which
can be replaced by n (doubly-controlled) modular additions using repeated-addition-and-shift
[3]. For an illustration of the circuit, see Fig. 1.
There are many possible implementations of Shor’s algorithm, all of which offer deeper
insight into space/time trade-offs by, e.g., using different ways of implementing the circuit for
adding a known classical constant c to a quantum register |a〉 (see Table 1). The implementa-
tion given in Ref. [1] features the lowest known number of qubits and uses Draper’s addition
in Fourier space [4], allowing factoring to be achieved using only 2n + 2 qubits at the cost
of a circuit size in Θ(n3 log n) or even Θ(n4) when using exact quantum Fourier transforms
(QFT). Furthermore, the QFT circuit features many (controlled) rotations, which in turn im-
ply a large T-gate count when quantum error-correction (QEC) is required. Implementations
using classically-inspired adders as in Ref. [5], on the other hand, yield circuits with as few
as 3n+O(1) qubits and O(n3) size. Such classical reversible circuits have several advantages
over Fourier-based arithmetic. In particular,
1. they can be efficiently simulated on a classical computer, i.e., the logical circuits can be
tested on a classical computer,
2. they can be efficiently debugged when the logical level circuit is implemented in actual
quantum hardware implementation, and
3. they do not suffer from the overhead of single-qubit rotation synthesis [6, 7, 8, 9, 10]
when employing QEC.
We construct our O(n3 log n)-sized implementation of Shor’s algorithm from a Toffoli
based in-place constant-adder, which adds a classically known n-bit constant c to the n-qubit
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|0〉
|y = 1〉
H
a˜2n−1
H |0〉 H
a˜2n−2
R1 H |0〉 H
a˜0· · ·
· · · R2n−1 H
|y〉
Fig. 1. Circuit for Shor’s algorithm as in [3], using the single-qubit semi-classical quantum
Fourier transform from [12]. In total, 2n modular multiplications by a˜i = a
2i modN are re-
quired (denoted by a˜i-gates in the circuit). The phase-shift gates Rk are given by
(
1 0
0 eiθk
)
with
θk = −pi
∑k−1
j=0 2
k−jmi, where the sum runs over all previous measurements j and mj ∈ {0, 1}
denotes the respective measurement result (m0 denotes the least significant bit of the final answer
and is obtained in the first measurement).
quantum register |a〉, i.e., which implements |a〉 7→ |a+ c〉 where a is an arbitrary n-bit input
and a+ c is an n-bit output (the final carry is ignored).
Our main technical innovation is to obtain space savings by making use of dirty ancilla
qubits which the circuit is allowed to borrow during its execution. By a dirty ancilla we
mean—in contrast to a clean ancilla which is a qubit that is initialized in a known quantum
state—a qubit which can be in an arbitrary state and, in particular, may be entangled with
other qubits. In our circuits, whenever such dirty ancilla qubits are borrowed and used as
scratch space they are then returned in exactly the same state as they were in when they were
borrowed.
Our addition circuit requires O(n log n) Toffoli gates and has an overall depth of O(n).
Following Beauregard [3], we construct a modular multiplication circuit using this adder and
report the gate counts of Shor’s algorithm in order to compare our implementation to the one
of Takahashi et al. [1], who used Fourier addition as a basic building block.
Our paper is organized as follows: in Section 2, we describe our Toffoli based in-place
addition circuit, including parallelization. We then provide implementation details of the
modular addition and the controlled modular multiplier in Section 3, where we use the same
constructions as in [1, 3]. We verify the correctness of our circuit using simulations and present
numerical evidence for the correctness of our cost estimates in Section 4. Finally, in Section 5,
we provide arguments in favor of having Toffoli based networks in quantum computing.
2 Toffoli based in-place addition
One possible way to construct an (inefficient) adder is to note that one can calculate the
final bit rn−1 of the result r = a+ c using n− 1 borrowed dirty qubits g. By borrowed dirty
qubits we mean that the qubits are in an unknown initial state and must be returned to this
state. Takahashi et al. hardwired a classical ripple-carry adder to arrive at a similar circuit,
which they used to optimize the modular addition in Shor’s algorithm [1]. We construct our
CARRY circuit from scratch, which allows to save O(n) NOT gates as follows.
Since there is no way of determining the state of the g-register without measuring, one
can only use toggling of qubits to propagate information, as done by Barenco et al. for the
multiply-controlled-NOT using just one borrowed dirty ancilla qubit [13]. We choose to encode
the carry using such qubits, i.e., the toggling of qubit gi, which we denote as gi = 1, indicates
the presence of a carry from bit i to bit i + 1 when adding the constant c to the bits of a.
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|a0〉
|g0〉
|a1〉
|g1〉
...
...
...
. . .
|a0〉
|g˜0〉
|a˜1〉
|g˜1〉
|gn−3〉
|an−2〉
|gn−2〉
|an−1〉
· · ·
· · ·
|g˜n−3〉· · ·
|a˜n−2〉· · ·
|g˜n−2〉
|rn−1〉
Fig. 2. Circuit computing the last bit of r = a + c using dirty qubits g. An orange (dark) gate
acting on a qubit with index i must be dropped if the i-th bit of the constant c is 0. The entire
sequence must be run again in reverse (without the gates acting on an−1) in order to reset all
qubits to their initial value except for rn−1.
Thus, gi must toggle if (at least) one of the following statements is true:
ai = ci = 1, gi−1 = ai = 1, or gi−1 = ci = 1.
If ci = 1, one must toggle gi+1 if ai = 1, which can be achieved by placing a CNOT gate with
target gi+1 and control ai = 1. Furthermore, there may be a carry when ai = 0 but gi−1 = 1.
This is easily solved by inverting ai and placing a Toffoli gate with target gi, conditioned on ai
and gi−1. If, on the other hand, ci = 0, the only way of generating a carry is for ai = gi−1 = 1,
which can be solved with the Toffoli gate from before.
Thus, in summary, one always places the Toffoli gate conditioned on gi−1 and ai, with
target gi and, if ci = 1, one first adds a CNOT and a NOT gate. This classical conditioning
during circuit-generation time is indicated by colored gates in Fig. 2. In order to apply the
Toffoli gate conditioned on the toggling of gi−1, one places it before the potential toggling,
and then again afterwards such that if both are executed, the two gates cancel. Finally, the
borrowed dirty qubits and the qubits of a need to be restored to their initial state (except for
the highest bit of a, which now holds the result). This is done by running the entire circuit
backwards, ignoring all gates acting on an−1.
One can easily save the qubit g0 in Fig. 2 by conditioning the Toffoli gate acting on g1
directly on the value of a0 (instead of testing for toggling of g0). If c0 = 0, the two Toffoli
gates can be removed altogether since the CNOT acting on g0 would not be present and the
two Toffolis would cancel. If, on the other hand, c0 = 1, the two Toffoli gates can be replaced
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|a〉
|g〉
|0〉
n
n− 1
C
A
R
R
Y
|a〉
|g〉
|(a+ c)n〉
c = 11≡
|a0〉
|a1〉
|g0〉
|a2〉
|g1〉
|a3〉
|g2〉
|0〉
|a0〉
|a1〉
|g1〉
|a2〉
|g2〉
|a3〉
|g3〉
|(a+ 11)4〉
Fig. 3. Example circuit computing the final carry of r = a + 11 derived from the construction
depicted in Fig. 2. The binary representation of the constant c is c = 11 = 10112, i.e., the
orange gates in Fig. 2 acting on qubit index 2 have been removed since c2 = 0. Furthermore, the
optimization mentioned in the text has been applied, allowing to remove g0 in Fig. 2.
by just one, conditioned on a0. See Fig. 3 for the complete circuit computing the last bit of
a when adding the constant c = 11.
If one were to iteratively calculate the bits n−2, ..., 1, 0, one would arrive at an O(n2)-sized
addition circuit using n−1 borrowed dirty ancilla qubits. This is the same size as the Fourier
addition circuit [4], unless one uses an approximate version of the quantum Fourier transform
bringing the size down to O(n log nε ) [14]. We improve our construction to arrive at a size in
O(n log n) in the next subsection.
2.1 Serial implementation
An O(n log n)-sized addition circuit can be achieved by applying a divide-and-conquer scheme
to the straight-forward addition idea mentioned above (see Fig. 4), together with the incre-
menter proposed in [15], which runs in O(n). Since we have many dirty ancillae available
in our recursive construction, the n-borrowed qubits incrementer in [15] is sufficient: Using
the ancilla-free adder by Takahashi [11], which requires no incoming carry, and its reverse
to perform subtraction, one can perform the following sequence of operations to achieve an
incrementer using n borrowed ancilla qubits in an unknown initial state |g〉:
|x〉 |g〉 7→ |x− g〉 |g〉
7→ |x− g〉 |g′ − 1〉
7→ |x− g − g′ + 1〉 |g′ − 1〉
7→ |x+ 1〉 |g〉 ,
where g′ denotes the two’s-complement of g and g′ − 1 = g, the bit-wise complement of g. A
conditional incrementer can be constructed by either using two controlled adders as explained,
or by applying an incrementer to a register containing both the target and control qubits of
the conditional incrementer, where the control qubit is now the least significant bit [15]. Then,
the incrementer can be run on the larger register, followed by a final NOT gate acting on the
6 FACTORING USING 2n+ 2 QUBITS WITH TOFFOLI BASED MODULAR MULTIPLICATION
|xL〉
|xH〉
|0〉
dn
2
e
bn
2
c
C
A
R
R
Y
+1
C
A
R
R
Y
+cL
+cH
|rL〉
|rH〉
|0〉
Fig. 4. Circuit for adding the constant a to the register x. xH and xL denote the high- and low-bit
part of x. The CARRY gate computes the carry of the computation xL + aL into the qubit with
initial state |0〉, borrowing the xH qubits as dirty ancillae. This carry is then taken care of by
an incrementer gate acting on the high-bits of x. Applying this construction recursively yields an
O(n logn) addition circuit with just one ancilla qubit (the |0〉 qubit in this figure).
|xL〉
|xH〉
|g〉
dn
2
e
bn
2
c
+1
C
A
R
R
Y
+1
C
A
R
R
Y
+cL
+cH
|rL〉
|rH〉
|g〉
Fig. 5. The circuit of Fig. 4 for the case when the ancilla qubit is dirty (unknown initial state |g〉,
left unchanged by the computation).
control qubit (since it will always be toggled by the incrementer). In the latter version, one
can either use one more dirty ancilla qubit for cases where nmod 2 = 0 or, alternatively, split
the incrementer into two smaller ones as done in Ref. [15]. We will use the construction with
an extra dirty qubit, since there are plenty of idle qubits available in Shor’s algorithm.
In order to make the circuit depicted in Fig. 4 work with a borrowed dirty qubit, the
incrementer has to be run twice with a conditional inversion in between [15]. The resulting
circuit can be seen in Fig. 5. At the lowest recursion level, only 1-bit additions are performed,
which can be implemented as a NOT gate on xi if ci = 1; all carries are accounted for earlier.
2.2 Runtime analysis of the serial implementation
In the serial version, we always reuse the one borrowed dirty ancilla qubit to hold the output
of the CARRY gate, which is implemented as shown in Fig. 3. The CARRY gate has a
Toffoli count of Tcarry(n) = 4(n− 2) + 2 (including the uncomputation of the ancilla qubits)
and the controlled incrementer using n borrowed dirty qubits features a Toffoli count of
Tincr(n) = 2(2n− 1) (2 additions). Both of these circuits have to be run twice on roughly n2
qubits. Therefore, the first part of the recursion has a Toffoli count of Trec(n) = 8n− 8. The
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recursion for the Toffoli count Tadd(n) of the entire addition circuit yields
Tadd(n) = Tadd
(⌈n
2
⌉)
+ Tadd
(⌊n
2
⌋)
+ Trec(n)
= 8n(log2 n− 2) +O(1).
For a controlled addition, only the two CNOT gates acting on the last bit in Fig. 3 need to
be turned into their controlled versions, which is another nice property of this construction.
2.3 Parallel / Lower-depth version
If the underlying hardware supports parallelization, one can compute the carries for the
additions +cL and +cH in Fig. 4 in parallel, at the cost of one extra qubit in state |0〉 which
will then hold the output of the CARRY computation of +cH . Doing this recursively and
noting that there must be at least two qubits of x per CARRY gate, one sees that this circuit
can be parallelized at a cost of n2 ancilla qubits in state |0〉. Using the construction depicted
in Fig. 5 allows us to use n2 borrowed dirty qubits instead. To see that this construction
can be used in our implementation of Shor’s algorithm, consider that during the modular
multiplication
|x〉 |0〉 7→ |x〉 |(ax) modN〉 ,
we perform additions into the second register, conditioned on the output of the comparator
in Fig. 6. Therefore, n qubits of the x-register are readily available to be used as borrowed
dirty qubits, thus reducing the depth of our addition circuit to O(n).
Note that this is also possible if there is only one dirty ancilla available: Applying one
round of the recursion in Fig. 5 allows to run the low-depth version of +cL using xH as dirty
qubits, before executing +cH using rL as dirty qubits.
3 Modular multiplication
The modular multiplier can be constructed from a modular addition circuit using a repeated-
addition-and-shift approach, as done in Refs. [3, 1]:
(ax) modN = (a(xn−12n−1 + · · ·+ x020)) modN
= (((a2n−1) modN)xn−1 + · · ·+ ax0) ,
where xn−1, ..., x0 is the binary expansion of x, and addition is carried out modulo N . Since
xi ∈ {0, 1}, this can be viewed as modular additions of (a2i) modN conditioned on xi = 1.
The transformation by Takahashi et al. [1] allows to construct an efficient modulo-N addition
circuit from a non-modular adder. For an illustration of the procedure see Fig. 6, where
the comparator can be implemented by applying our carry circuit on the inverted bits of b.
Also, note that it is sufficient to turn the final CNOT gates (see Fig. 3) of the comparator in
Fig. 6 into Toffoli gates in order to arrive at controlled modular addition, since the subsequent
add/subtract operation is executed conditionally on the output of the comparator.
The repeated-addition-and-shift algorithm transforms the input registers
|x〉 |0〉 7→ |x〉 |(a · x) modN〉 .
In Shor’s algorithm, 2n such modular multiplications are required and in order to keep the
total number of 2n + 2 qubits constant, the uncompute method from Ref. [3] can be used:
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|b〉
|0〉
|g〉
CMP
(N − a)
Adda
or
SubN−a
CMP
(a)
|r%N〉
|0〉
|g〉
Fig. 6. Taken from [1]: Construction of a modular adder |b〉 7→ |rmodN〉 with r = a + b, using
a non-modular adder. The CMP gate compares the value in register b to the classical value
N − a, which we implement using our carry gate. The result indicates whether b < N − a, i.e., it
indicates whether we must add a or a−N . Finally, the indicator qubit is reset to |0〉 using another
comparison gate. In our implementation, the add/subtract operation uses between 1 (serial) and
n
2
(parallel) qubits of g.
After swapping the two n-qubit registers, one runs another modular multiplication circuit,
but this time using subtraction instead of addition and with a new constant of multiplication,
namely the inverse a−1 of a modulo N . This achieves the transformation
|x〉 |(ax) modN〉 7→ |(ax) modN〉 |x〉
7→ |(ax) modN〉 ∣∣(x− a−1ax) modN〉
= |(ax) modN〉 |0〉 ,
as desired. In total, this procedure requires 2n + 1 qubits: 2n for the two registers and 1 to
achieve the modular addition depicted in Fig. 6.
4 Implementation and simulation results
In Shor’s algorithm, a controlled modular multiplier is needed for the modular exponentiation
which takes the form of a quantum phase estimation, since
ax modN = a2
n−1xn−1+2n−2xn−2···+x0 modN
= a2
n−1xn−1 · a2n−2xn−2 · · · ax0 ,
where again xi ∈ {0, 1} and multiplication is carried out modulo N . Thus, modular exponen-
tiation can be achieved using modular multiplications by constants a˜i conditioned on xi = 1,
where
a˜i = a
2i modN.
We do not have to condition our inner-most adders; we can get away with adding two controls
to the comparator gates in Fig. 6, which turns the CNOT gates acting on the last bit in
Fig. 3 into 3-qubit-controlled-NOT gates, which can be implemented using 4 Toffoli gates
and one of the idle garbage qubits of g [13]. Note that there are n idle qubits available
when performing the controlled addition/subtraction in Fig. 6 (n − 1 qubits in g plus the
xi qubit the comparator was conditioned upon). The controlled addition/subtraction circuit
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#Toffoli gates
32.01n2(log(n)− 2) + 14.73n2
Fig. 7. Scaling of the Toffoli count TM (n) with bit size n for the controlled modular multiplier.
Each data point represents a modular multiplication run (including uncompute of the x-register)
using n = 2m bits for each of the two registers, with m ∈ {3, ..., 13}.
can thus borrow n2 dirty qubits from the g register to achieve the parallelism mentioned in
subsection 2.2, and the remaining n2 dirty qubits can be used to decrease the depth of the
incrementers in the recursive execution of the circuit in Fig. 5.
We implemented the controlled modular-multiplier performing the operation
|x〉 |0〉 7→ |x〉 |(ax) modN〉
7→ |(ax) modN〉 |0〉
in the LIQUi |〉 quantum software architecture [16]. We extended LIQUi |〉 by a reversible
circuit simulator to enable large scale simulations of Toffoli based circuits.
To test our circuit designs and gate estimates, we simulated our circuits on input sizes
of up to 8, 192-bit numbers. The scaling results of the Toffoli count Tmult(n) of our con-
trolled modular-multiplier are as expected. Each of the two (controlled) multiplication cir-
cuits (namely compute/uncompute) use n (doubly-controlled) modular additions. In addition
to the comparators which require O(n) Toffoli gates, the modular addition circuit consists of
two (controlled) addition circuits, which feature a Toffoli count of Tadd(n) = 8n log2 n+O(n).
Thus we have
Tmult(n) = 2n(2Tadd(n) +O(n)) = 32n2 log2 n+O(n2) .
The experimental data and the fit confirm this expected scaling, as shown in Fig. 7. Since
2n modular multiplications have to be carried out for an entire run of Shor’s algorithm, the
overall Toffoli count is
TShor(n) = 64n
3 log2 n+O(n3) .
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5 Advantages of Toffoli circuits
5.1 Single-qubit rotation gate synthesis
In order to apply a QEC scheme, arbitrary rotation gates have to be decomposed into se-
quences of gates from a (universal) discrete gate set – a process called gate synthesis – for
which an algorithm such as the ones in Refs. [6, 7, 8, 9, 10] may be used. One example of
a universal discrete gate set consists of the Pauli gates (σx, σy, σz), CNOT, Hadamard, and
the T gate
(
1 0
0 eipi/4
)
. This synthesis implies a growth on the order of Θ(log 1ε ) in the total
number of gates, where ε denotes the target precision of the synthesis.
In space-efficient implementations of Shor’s algorithm by Beauregard [3] and Takahashi et
al. [1], the angles of the approximate QFT (AQFT) require synthesis. Since the approximation
cutoff is introduced at m ∈ Θ(log n), the smallest Fourier angles are θm ∈ Θ( 12m ) [17]. Hence,
the target precision of the synthesis can be estimated to be in ω( 1n ) and, thus, the overall
gate count and depth of the previous circuits by Takahashi et al. and Beauregard are in
Θ(n3 log2 n) and Θ(n3 log n), respectively.
Toffoli based networks, on the other hand, do not suffer from synthesis overhead. A Toffoli
gate can be decomposed exactly into Clifford and T gates using 7 T-gates, or less if global
phases can be ignored [13, 18]. While the rotation gates from the semi-classical inverse QFT
(see Fig. 1) require synthesis, this does not affect the asymptotic scaling. Therefore, the
overall gate count and depth of our circuit remain in Θ(n3 log n) and Θ(n3), respectively.
5.2 Design for testability
In classical computing, thoroughly tested hardware and software components are preferred
over the ones that are not, especially for applications where system-failure could have catas-
trophic effects. The same may be true for quantum computing: Both software and hardware
will need to be tested in order to guarantee the correctness of each and every component
involved in a computation for building large circuits such as the ones used for factoring using
Shor’s algorithm. While a full functional simulation may be possible for arbitrary circuits
up to almost 50 qubits with high-performance simulators run on supercomputers [19, 20],
simulating a moderately-sized future quantum computer with just 100 qubits is not feasible
on a (future) classical computer due to the exponential scaling of the required resources. For
Toffoli networks, on the other hand, classical reversible simulators can be used, which run the
circuit on a computational basis state and only update one single state for each gate. This
enables thorough testing of logical level circuits such as the modular multiplication circuit
presented in this paper.
Furthermore, when Toffoli networks are run on actual quantum hardware, the circuits
can be debugged efficiently and faults can be localized using binary search. Faults here
include missing-gate faults (which is similar to a classical “stuck-at fault” [21]) and errors
in the computational basis such as, e.g., bitflips. The idea is to run the actual physical
implementation of the network (followed by final measurement in the computational basis)
on a sample set of basis states which serve as test vectors to trigger the faults. As the
distribution under correct operation is always close to a delta function in total variation
distance, we have an efficient test if an error occurred in the entire network. If so, one can
subdivide the Toffoli networks in two parts and recursively apply the procedure to both parts,
using as input the ideal vectors obtained from the logical level simulation. Eventually this will
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lead to localization of all faults that might be present in the implementation, provided that
the choice of the initial sample set triggers all faults that might be present in the network.
Note that this kind of debugging would not be possible for, e.g., QFT-based addition circuits,
as intermediate states might be in superposition of exponentially many basis states.
6 Summary and Outlook
We present a Toffoli based in-place addition circuit which can be used to implement Shor’s
algorithm using 2n + 2 qubits. Our implementation features a size in O(n3 log n), and a
depth in O(n3). In contrast to previous space-efficient implementations [3, 1], our modular
multiplication circuit only consists of Toffoli and Clifford gates. In addition to facilitating the
process of debugging future implementations, having a Toffoli based circuit also eliminates
the need for single-qubit-rotation synthesis when employing quantum error-correction. This
results in a better scaling of both size and depth by a factor in Θ(log n).
Our main technical innovation is the implementation of an addition by a constant that
can be performed in O(n log n) operations and that uses between 1 and n ancillas, all of which
can be dirty, i.e., can be taken from other parts of the computation that are currently idle.
As mentioned in [1], it would be interesting to see whether one can find a linear-time
constant-adder which does not require Θ(n) clean ancilla qubits. This would allow to decrease
the size of our circuit to its current depth of O(n3) without having to increase the total number
of qubits to 3n+ 2. Also, similar to [22, 23], it would be interesting to find implementations
of Shor’s algorithm that are geometrically constrained but yet make use of dirty ancillas to
reduce the overall number of qubits required.
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